ISO 26262-11: PLD and FPGA Safety: Applying Part 11 Programmable Logic Guidance
- Date
- 2026-10-15
- Location
- Online
- Host
- Zach L
About this event
A live 30-minute expert session on PLD and FPGA Safety: Applying Part 11 Programmable Logic Guidance (ISO 26262-11 — Semiconductor Functional Safety). What We'll Cover: Where programmable logic sits in Part 11 and how user design vs base array responsibilities split Step-by-step: CRAM upset analysis, configuration scrubbing, tool qualification for place-and-route, user-design FMEDA on top of vendor data How the split maps to vendor/user work products and the combined safety case produced Common mistakes: vendor FIT data applied without user-design analysis, scrubbing without corrupted-state recovery, unqualified synthesis flow The vendor data usage agreement and configuration integrity evidence auditors check Related topics: fpga safety · programmable logic · configuration memory · cram up